### STUDY OF FAILURE AND RELIABILITY IN MICROELECTRONIC DEVICES 5th QUARTERLY REPORT

November 1966

Prepared for:

National Aeronautics and Space Administration

Electronic Research Center

Prepared by:

Librascope Group GENERAL PRECISION, INC.

### 1.0 INTRODUCTION

The Electronic Research Center of the National Aeronautics and Space Administration has instituted a study and test program directed towards achieving highly reliable microelectronic components. The integrated circuit program performed under this contract started two years ago with the objectives to isolate predominant failure mechanisms through testing and to develop techniques to identify and verify these failure mechanisms with a view towards developing screening techniques for high reliability devices.

The environmental stress tests had been completed several months ago and the results have been reported in previous reports. For the remainder of the presently defined program, the operating life test at elevated temperature is continuing with measurements being made every 1000 hours. Lots of Vendors A, B and C have completed 10,000 hours of operating life test, devices of Vendor E have completed 6000 hours of life test.

This is the Fifth Quarterly Report covering the work accomplished from September through November 1966. Results of the life test to date are tabulated and a summary is presented showing the mode of failure, the observed discrepancy, how failure was indicated and possible screening test that could be considered in the future.

TABLE I SUMMARY OF FAILURES

LIFE TEST

OR E		0 0 0 0 0
VENDOR E		20 20 19 19 19 19 19
R C		111010000000000000000000000000000000000
VENDOR C		4 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
OR B		0 0 0 1 1 1 1 0 0
VENDOR B		40 40 40 40 40 40 40 40 37 37
A	Number of Failures	0 0 1 0 0 2 2 5 5 0 0 0 0
VENDOR A	Total Num- ber of samples	299 299 399 399 399 299 299
	DATA POINT	100 Hours 250 Hours 500 Hours 1000 Hours 2000 Hours 3000 Hours 5000 Hours 6000 Hours 7000 Hours 8000 Hours 10,000 Hours

\*Device returned to test

. Investigation is now in progress to verify these failures.

### TABLE 2

## SUMMARY OF FAILURES - Vendor A LIFE TEST

DATA POINT	Total Number of Samples	Number of Failures	Device Numbers	Remarks
1000 Hour Life	40	1	43	Is increased from 157,0 na to 2,19 ua.
4000 Hour Life	39	N	21	Is increased from 11.00 na to 61.96 ma. Is increased from 13.20 na to 15.94 ua.
5000 Hour Life	37	2	6	Iz increased from 29.10 na to 434.4 na
			16	I3 leakage increased from 16.2 na to 27.00 ua.
6000 Hour Life	35	5	20	$BV_{9}$ decreased from 5.657 volts to .182 volts.
			22	8.49 decreased from 5.649 to 2.786 volts.
			30	$\mathrm{BV_8}$ decreased from 5.416 volts to .002 volts. Ig reading of .5764 ma.
			38	BV <sub>9</sub> decreased from 5.737 volts to $\frac{2.200}{10000000000000000000000000000000000$
			39	BV9 decreased from 5.830 volts to 3.388 volts.
7000 Hour Life	30	1		VSAT Increased from .255 volts to .376 volts (47%)
8000 Hour Life	29	0		
9000 Hour Life	2.9	0	7	Vs Δ T (Vc) increased from . 305 volts
10,000 Hour Lie		٧	7.	to 1.08 Volts. Investigating
			45	By9 decreased from 5.85 volts to .451 volts. Investigating

TABLE 2 (Cont.)

SUMMARY OF FAILURES - Vendor B LIFE TEST

Remarks	I <sub>3</sub> increased from 4.80 na to 492.6 na. Device annealed and returned to test.	BV9 decreased from 31,30 volts to 13,59 volts. No failure analysis performed. Device returned to test.	VSAT increased from .239 volts to 1.87 volts.	BV8 decreased from 27.10 volts to 16.24 volts. BV9 decreased from 28.30 volts to 15.24 volts	BV9 decreased from 31.30 volts to 14.19 volts.	VSAT increased from .256 volts to 20.36 volts				
Device Number	19	30	∞	19	30	6				
Number of Failures	1		П	7		pared	0			
Total Number of Samples	40	40	40	39		37	36			
DATA POINT	3000 Hour Life	6000 Hour Life	7000 Hour Life	8000 Hour Life		9000 Hour Life	10,000 Hour Life			

TABLE 2 (Cont.)

SUMMARY OF FAILURES - Vendor C LIFE TEST

Remarks	I7 increased from 2.7 na to 109.5 ua.	VSAT decreased from .265 volts to .2354 volts. Device returned to test.		BV <sub>7</sub> decreased from 18.80 volts to .720 volts.		BV9decreased from 19.10 volts to .195 volts.	
Device Number	31	24		43		13	
Number of Failures	T	r==4	0		0	-	
Total Number of Samples	40	39	39	39	38	38	
DATA POINT	1000 Hour Life	6000 Hour Life	7000 Hour Life	8000 Hour Life	9000 Hour Life	10,000 Hour Life	

SUMMARY OF FAILURES - Vendor E TABLE 2 (Cont.)

Life Test	of Device 's Number Remarks	24 Output transistor leakage current increased from 750-800 na to 2 ma.								
	Number of Failures	T	0	0	0	0	0	0	0	
	Total Number of Samples	20	19	19	19	19	19	19	1.9	
	DATA POINT	250 Hour Life	500 Hour Life	1000 Hour Life	2000 Hour Life	3000 Hour Life	4000 Hour Life	5000 Hour Life	6000 Hour Life	

### 2.0 DISCUSSION

DTL NAND/NOR GATES, Integrated Circuits procurred from three manufacturers are being used in this study. The data presented in Table 3 represents test results gathered from two life test groups. One group has completed 10,000 hours and the other group has completed 6000 hours of operation. The number of completed hours are total test hours accumulated on each device with the exception of those devices removed from test for detail failure analysis. The operating life test will continue to 30 June 1967.

The gates are exposed to an ambient temperature of +125°C. The gates are switched from "0" to "1" state at a 1 megacycle pulse repetition rate using parallel switching. Each gate is loaded to simulate its maximum fan-out with a resistive-capacitive load. All unused input diodes are reverse biased by being connected to the VCC 4.0 volt supply. The net effect is to study both the dynamic and reverse characteristics of these logic elements.

Results of the life test to date are summarized in Table 3 showing: Description of Failure, Electrical Indicators, Discrepancies Observed, Frequency of Occurrence, and Possible Screening Tests that could be considered in the future.

### TABLE 3

# INVESTIGATION OF INTEGRATED CIRCUIT DISCREPANCIES WHICH OCCURRED DURING LIFE TEST

POSSIBLE SCREENING TEST	Visual inspection prior to sealing package, high temperature storage 250 hour	Visual inspection prior to sealing package, vibration and x-ray	Does not appear to be a failure mechanism	High temperature storage with bias for 250 hours	High temperature storage with bias for 250 hours		Visual inspection prior to sealing package	High temperature storage with bias for 250 hours	High temperature storage with bias for 250 hours.	Burn-in test for 500 hours at an elevated ambient temperature	High temperature storage with bias for 250 hours	Burn-in test for 500 hours at an elevated ambient temperature
FRE- QUENCY OF OC- CURRENCE	īΩ				2		7		en .		2	
DISCREPANCIES OBSERVED	Bubbles in metallization Bubbles in oxide	Flake suspended between two internal leads	Chipping of oxide around the outer edge of emitter diffusions	Black intermetallic formation on metallization over input diode	Black intermetallic formation around gold bonds on alumi- num pads	Black intermetallic formation growth just beginning	Superficial scratches in metal- lization and oxide	Black intermetallic formation	Black intermetallic formation spotted over entire metallized	מבסט	Black intermetallic formation Superficial scratches	
ELECTRICAL INDICATORS	Low breakdown voltage				High resistive characteristic of input diode		Leakage current increased	greater than one order of magnituce	Very high sat- uration voltage	(open curvant	Increase in saturation	er than 10%
DESCRIPTION OF FAILURE	Input diode shorted (catastrophic)				Input diode breakdown voltage	(degradation)	Input diode leakage	current (degradation)	Transistor output satura-	open (catastrophic)	Transistor output satura-	(degradation)

### 3.0 RESULTS

The test results, to date, indicate that failure mechanisms or modes for integrated circuits are similar to those experienced with switching type diodes and small-signal planar/passivated transistors. The most common defects were surface contamination and scratches.

An operating life test which allows simultaneous static (dc) and dynamic operation of the integrated circuit has definite merit. The static operation provides well defined leakage current parameter degradation criteria. The dynamic operation stresses the entire integrated circuit and enables the establishment of degradation criteria for the gain and saturation parameters in an addition to the dc leakage current.

Observations from the data indicate that the input diodes being driven by the signal source (0 - 4 volts) were the predominant failure areas. This type of life testing more closely simulates the actual device application.

Possible screening tests to isolate those discrepancies identified in Table 3 are listed as follows:

- 1. Visual inspection prior to sealing package
- 2. Vibration
- 3. X-Ray
- 4. High temperature storage with bias
- 5. Operating life with temperature, stressing both the dynamic and reverse characteristics of the logic elements.

The test conditions and rejection criteria for the above mentioned tests are shown in Table 4.

TABLE 4

# POSSIBLE SCREENING FOR ISOLATING DEFECTS IN INTEGRATED CIRCUITS

TEST	CONDITIONS	REJECTION CRITERIA
Microscope Inspection	200x binocular inspection of unsealed integrated circuits	Detection of visible surface defects and bonding defects
High Temperature Storage with Bias	Reverse bias circuit and substrate with rated voltage for 250 hours at +150°C	High leakage parameter deviations from predetermined criteria
Operating Life (Burn-in)	Dynamic operation (100Kc minimum) at +125°C for 500 hours	Leakage parameter and output parameter deviations from predetermined criteria
X-Ray	Two views perpendicular about longitudinal axis. Resolution to allow detection of a particle.001 inch	Inadequate internal clearance, evidence of foreign particles. X-Rays viewed at a magnification 20X power minimum
Vibration	55 cps, 0.060 inch double amplitude 2 hours in X or Y axis. Monitor output of devices under test	Discontinuity greater than 10 µsec.